

# **Power Electronics: Platforms and Applications**


Dr. Ted Letavic | Vice President, Senior Fellow



# Agenda

1	Industry Overview
2	Power Electronics: Platforms and Applications
3	Discretes and Compound Semiconductors
4	Summary


#### Power semiconductors enable technological advancements...



**GLOBALFOUNDRIES** 

© 2019 GLOBALFOUNDRIES

#### 2022: Power Foundry \$TAM and CAGR Modeling



<sup>(</sup>GF Strategic Marketing & Marketing Analytics Foundry TAM by Application, 4Q 2018)


- Power foundry TAM by device/application modeling
  - Focus on high –growth low share applications with double digit growth, battery management systems, voltage regulation, LAN infrastructure

# Agenda

1	Industry Overview
2	Power Electronics: Platforms and Applications
3	Discretes and Compound Semiconductors
4	Summary

#### GLOBALFOUNDRIES

#### Power Portfolio to address Multiple segments




**GLOBALFOUNDRIES**<sup>®</sup>

© 2019 GLOBALFOUNDRIES


#### Battery Management Applications (eHV, renewable energy)

- Mult-channel monitor cells to optimize battery array performance.
- HV: 25%
- Analog: 25%
- Digital + Memory: 25%
- Integration drives platform solution



Block Diagram Image Reference https://www.analog.com/en/products/ltc6810-2.html

#### PMICs serving many applications



**GLOBALFOUNDRIES** 


## Wireless Charging

- Ubiquitous in coming years, possibly the most common charging method
- Benefits being recognized and valued
  - Standardization eliminates need to find the right connector and proves useful for travelers
  - Implantable Medical Devices avoid infection at externally accessible ports and connector corrosion






#### AMOLED Display Driver IC (DDIC) Block Diagram – Triple Gate Oxide



**GLOBALFOUNDRIES** 


© 2019 GLOBALFOUNDRIES

#### GF Power Platforms: Wide range of nodes and voltages



#### Continuous Improvement in Power Device Performance


Ultra-Low-Rdson (ULR) DMOS, 30~40% Power FET Area per generation



- Silicon Rdson vs BVds
  - Present rate of improvement 40%/generation, or 40% every 3 years
  - 180nm -> 40nm, power device improve at a 1.4X faster rate than the base digital CMOS


**GLOBALFOUNDRIES** 

#### Silicon Power Device Performance Benchmarking – a limit?



- Silicon Rdson vs BVds
  - In voltage range of 20-80V, within a factor of two of the theoretical 1D limit
  - Compound semiconductors (GaN) ideal candidate to maintain device and power scaling
- Other device metrics driving innovation (signal to noise ratio, high temperature characteristics, passives)

#### Power Semiconductors – More than Moore ...



2021: Time difference from leading edge CMOS to integrated power falls from 10 years to 6 years !
 Rate and pace of integration of power electronics is accelerating driven by applications

**GLOBALFOUNDRIES**°

#### Power Platform Technologies enabling an efficient future

#### **Power Electronics**




- BCD/BCDLite<sup>®</sup>
- BCD SOI
- Dense SRAM
- Rsp vs BVds evolution

#### The Industry


- Applications drive platform solutions
  - BMS, AR/VR, DDi, PMICs, eHV drivers, ....
- Power device evolution
  - Rate and pace of power device innovation exceeds CMOS
- So what is next for Si ?





#### Power meets Leading Edge: FinFET Structure evolution




- Fin process evolution
  - Dual Work Function reduced/removed Halos
  - Taller Fin with more vertical profile
  - Higher Charge Inversion (I<sub>on</sub> boosting)
  - Stronger Gate Control (I<sub>off</sub> reduction)
  - Lower GIDL, better matching, ...











Stronger Gate Control (loff $\downarrow$ )

## Power meets Leading Edge: FinFET Structure evolution





20uA

1.E+03

1.E+02

1.E+01

1.E+00

- 12nm FinFET integration
  - Planar asymmetric structures
  - Avalanche BVds ~8.5V
  - Fmax\*BVds > 1500



\_\_\_\_5\_8

-6\_3

**—**7\_11 

----9\_10

14

10

8 Vd(V) 12

### Silicon on Insulator: 12V – 200V Applications

#### Current Growth Areas

		Mature	Ramping	Infancy / Early Ramp
Application Se	Automotive	<ul><li>In vehicle networking</li><li>Car stereo amplifier *</li></ul>	<ul><li>Engine control / monitor</li><li>Safety systems</li></ul>	<ul><li>EV systems</li><li>Battery management</li><li>Lidar</li></ul>
	Communications	Power over Ethernet	Power line communications	Smart grid
	Display	<ul> <li>Plasma driver (HDTV)**</li> </ul>	<ul> <li>AMOLED driver – handhelds</li> <li>LED signage – harsh environments</li> </ul>	AMOLED driver – large displays
	Lighting	CFL ballast driver **	<ul><li>LED ballast driver</li><li>Automotive LED driver</li></ul>	<ul><li>OLED driver</li><li>LED ballast driver w/ wireless</li></ul>
	Medical & industrial	Pumps / motors     (harsh environment)	<ul><li>Medical imaging</li><li>Security imaging</li></ul>	Wireless bus
	Renewable energy	Current sensor	<ul> <li>PV string inverter</li> </ul>	<ul> <li>PV micro-inverter</li> <li>Battery management</li> <li>High-temp gate drivers</li> </ul>
	Other high-end analog/PMIC	Analog processing	<ul> <li>DC/DC converter</li> </ul>	<ul><li>Interface IC</li><li>Single chip isolation</li></ul>

Expect to <180nm lithography for digital content

• High temperature, signal to noise, analog matching replace standard Rsp-BVds value metric

### Focus on Power and Analog Design Enablement – Analog Rules

Modeling for BCD/BCDLite




- Emerging Applications require improved enablement
- Advanced Analog Simulation Tools
  - Mismatch, Noise, Self-Heating, substrate injection, reliability .... are accurately modeled and verified with silicon
- Layout best practices
  - Enhance matching
  - Eliminate parasitic devices

# Agenda

1	Industry Overview	
2	Power Electronics: Platforms and Applications	
3	Discretes and Compound Semiconductors	
4	Summary	


### GaN: Market Development Timeline



<sup>(\*)</sup>Yole, Power GaN: epitaxy, devices, applications and technology trends, December 2018

- Which GaN scenario will occur ?
  - Few % of the total power discrete business in 2023
  - Most likely technology addressable by 200mm foundry, discrete and integrated solutions

#### GaN Power Devices – Foundry Perspective ...



Experimental results from 70-1700V, wide distribution Rsp –BVds, but well below silicon limit
E/D mode, reliability, TR/MR,..... readiness issues for mainstream Si foundry

**GLOBALFOUNDRIES**<sup>®</sup>

#### GaN Power Devices – Foundry and CMOS ...

- Selective heteroepitaxy of 200mm GaN on SOI
- <100> RFSOI CMOS with <111> substrate
- Suitable for both HV and RF applications
- Next step towards integrated RF switch FEM ?
- Will GaN on Si will be ready for mass production within 3 years ?





Fig. 2. (a) A 200 mm GaN on Si wafer with (b) AlGaN/GaN HEMTs fabricated in the patterned areas.




(\*Lee et al., IEEE Electron Device Letters, vol 38, No 8 August 2017)

**GLOBALFOUNDRIES**°

#### Summary

- Power Management Platforms and Technology
  - Existing and emerging applications drive a platform approach for economy of scale
  - Power foundry market driven by mobile PMICs, displays, battery management (eHV), wireless charging
  - Rate and pace of power developments exceeds that of baseline CMOS, *power all the way to 12nm*
  - Emerging technology solutions BCD SOI, deeply scaled CMOS, emphasis on modeling
- Foundry link to GaN, compound semiconductors
  - Industry is starting to get "interesting"
  - Projections of a few percent penetration of the total power markets by 2022
  - Industry proof points exist, but with many device options and wide performance distributions
- Energy Efficient Future driven by power electronics and foundry



# Thank you

The information contained herein is confidential and the property of GLOBALFOUNDRIES and/or its licensors.

This document is for informational purposes only, is current only as of the date of publication and is subject to change by GLOBALFOUNDRIES at any time without notice.

GLOBALFOUNDRIES, the GLOBALFOUNDRIES logo and combinations thereof are trademarks of GLOBALFOUNDRIES Inc. in the United States and/or other jurisdictions.

Other product or service names are for identification purposes only and may be trademarks or service marks of their respective owners.

© GLOBALFOUNDRIES Inc. 2018. Unless otherwise indicated, all rights reserved. Do not copy or redistribute except as expressly permitted by GLOBALFOUNDRIES.

