



GE SiC Devices and Modules for Aviation Applications

Ljubisa Stevanovic, Alex Bolotnikov, Pete Losee, Dave Esler, Maja Harfman Todorovic, Arun Gowda, Jorge Mari, Fabio Carastro, Tobias Schuetz, and Brian Rowden
GE Research, Niskayuna, NY

Presented at CFES Conference, April 10, 2019, Troy, NY

SiC Driving the Next Power Revolution

Higher efficiency AND higher power density



Server PS: > 5%
datacenter-level
energy savings



UPS: >5%,
datacenter-level
energy savings
footprint -25%



PV inverter:
> 50% lower
losses



Wind
converter:
> 50% lower
losses



Aircraft electric
power: 500kg
lower weight



Electric
locomotive:
5% lower
weight



MV motor
drive: >25%
smaller
footprint



Electric propulsion:
~ 10% less fuel
consumed

New capabilities



Ship electric power
distribution: 10x
lower transformer
weight



MRI, CT: better
image quality,
smaller footprint



MV/HV grid
applications:
3X fewer devices for
SiC vs. Si



Oil and gas:
New capability
in hot & harsh
conditions


Applications range from KW to MW



GE SiC Advantage



GE SiC Milestones



Summary

SiC MOSFET Chip




- Excellent performance
- Excellent reliability
- Very rugged

Module

- Benchmark performance: 1.7kV, 600A, 175°C ratings
- Ultra-low L_{σ} for fast switching
- Advanced GDU & protection

Power Block

- Simple 2-level bridge
- High power density
- Scalable to multi-MWs
 - Perfect current sharing
 - Clean waveforms



Applications

- Higher efficiency
- Smaller footprint
- Better reliability

GE SiC advantage... vertical integration from chip to converter





GE SiC MOSFET Chip Portfolio



Voltage	Rating @ 25°C	Chip Size	Comment (all based on 4" wafers)
1.2kV	115mΩ, 30A	2.25x4.5mm ²	1 st gen, $V_{gs}=20V$, TO-247, 200°C, qualified per AEC-Q101
	50mΩ, 68A	4.5x4.5mm ²	1 st gen, $V_{gs}=20V$, TO-268, 200°C, qualified per AEC-Q101
	25mΩ, 94A	4.5x4.5mm ²	3 rd gen, $V_{gs}=18-20V$, TO-268, 200°C, qualified per AEC-Q101
	54mΩ, 46A	2.25x4.5mm ²	3 rd gen, $V_{gs}=18-20V$, TO-268, 200°C, qualify by similarity
1.7kV	29mΩ, 70A	4.5x4.5mm ²	3 rd gen, $V_{gs}=18-20V$, TO-247, 175°C, qualified per AEC-Q101
2.5kV	45mΩ, xxA	4.5x4.5mm ²	3 rd gen, $V_{gs}=15-18V$, package TBD, 175°C in development



Gen-3 1.2kV MOSFET – 25mΩ, 1.2kV, 94A (@T_{CASE}=25°C)




- Die Size: 4.5mm x 4.5mm (0.2025cm²)
- 94A Rated @ T_{CASE}=25°C
- R_{DS,On}=35mΩ @ T_j=150°C
- Normally off, avalanche limited BV~1.5kV

P. Losee et al., "High Performance 1.2kV-2.5kV 4H-SiC MOSFETs with Excellent Process Capability and Robustness," ICSCRM 2015




Reported Performance in SiC MOSFETs



Total die area rather than just active area

Competitive Benchmarking









Continued progress in reported MOSFET performance
However, R&D benchmarking alone is not sufficient

One must also consider:

- Application requirements
- Die overhead
- Manufacturability, Yield, Packaging
- Reliability, Ruggedness



1.2kV, 25mΩ MOSFET Characteristics



1.2kV, 25mΩ MOSFET Qual Data

94A chips, TO268 package, 200°C



Test Item	Test Condition	Test Duration	4" GRC FAB RESULTS
HTGB	Temp = 200°C, VGS = 23V	1000 Hours	1 Lots: 0 / 77
HTRB	Temp = 200°C, VDS = 960V	1000 Hours	1 Lots: 0 / 77
MSL1	Moisture Pre-conditioning 85°C/85% RH Level 1 Prior to TC, AC, H3TRB, IOL	168 Hours	1 Lots: 0 / 308
Thermal Shock	-55°C to 200°C Soak: >1 min Ramp: 30°C/min ±10°C	400 Cycles	1 Lots: 0 / 77
Autoclave	96 Hrs, 121°C, 100% Rh, 15psig	400 Cycles	1 Lots: 0 / 77
H ³ TRB	85°C, 85% RH, 100V RB	1000 Hours	1 Lot: 0 / 77
IOL	ΔT = 100°C, 2.5 min on / 5 min off	8000 Cycles	1 Lots: 0 / 77

...




Results of 1200V TO268 GE1209003B1 SiC-MOSFET Qualification

AEC-Q101 Reliability Test				
Test Name	Method	Condition	n (Sample Size)	Failures
Pre- and Post- Stress Electrical test	AEC-Q101	Device Specification	597	0
External Visual	JESD22 B-101	Device Specification	597	0
Parametric Verification, Picked at Random	AEC-Q101	Device Specification	25	0
Pre-conditioning	JESD22 A-113	MSL1 Prior to TC, AC, H3TRB, IOL	308	0
High Temperature Reverse Bias (HTRB)	JESD22 A-108, MIL-STD-750-1	1000 Hrs, 200°C Tj, 960V	77	0
High Temperature Gate Bias (HTGB)	JESD22 A-108 1000 Hrs	1000 Hrs, 200°C Tj, 23V	77	0
Temperature Cycling	JESD22 A-104	400 Cycles, TC -55 to 200C	77	0
TC Delamination Test	JESD22 A-104, J-STD-035	CSAM Post TC	77	0
Autoclave	JESD22 A-102	96 Hrs, 121°C, 100% Rh, 15psig	77	0
High Humidity, High Temperature Reverse Bias (H3TRB)	JESD22 A-101	1000 Hrs, 85°C/85% RH, 100V	77	0
Intermittent Operational Life (IOL)	MIL-STD-750 Method 1037	100°C Δ Tj	77	0
ESD Characterization (CDM,HBM,MM)	AEC-Q101	001, 002, 005	90	H2, M4, C5
Destructive Physical Analysis	AEC-Q101-004	POST TC, H3TRB, IOL	9	0
Physical Dimension	JESD22 B-100	Device Specification	10	0
Solderability	J-STD-002	Eutectic SnPb, 235°C	10	0
Thermal Resistance	JESD24-3	Device Specification	10	0
Wire Bond Strength	MIL-STD-750 Method 2037	Min. 28g Gate, Min. 130g Source	5	0
Bond Shear	AEC-Q101 -003	Min. Tensile Strength of Wire	5	0
Die Shear	MIL-STD-750 Method 2017	Min. 5kG	5	0
Unclamped Inductive Switching	AEC-Q101-004 Section 2	Device Specification	5	0
Dielectric Integrity	AEC-Q101-004 Section 3	Device Specification	5	0


1.2kV MOSFET Switching Losses

Double-pulse Inductive Switching, $T=25^{\circ}\text{C}$


$V_{DS} = 600\text{ V},$
 $I_D = 40\text{ A},$
 $V_{GS} = 0 / 20\text{ V},$
 $R_G = 5.6\ \Omega,$
 $L = 4.5\text{ mH},$
 $\text{FWD} = \text{C2D10120}$



Turn-on:




Turn-off:




1.2kV MOSFET Switching Losses, Summary

Double-pulse Inductive Switching, $T=25^{\circ}\text{C}$




1.2kV MOSFET - Avalanche Ruggedness

Unclamped Inductive Switching (UIS)



- 1.2kV, 94A SiC MOSFET: $E_{AV} > 8\text{J}/\text{cm}^2$
- Robust design-process results in good uniformity



1.2kV MOSFET - Avalanche Energy Uniformity & Scaling




Figure 16. Single-Pulse Avalanche Energy (E_{AS}) versus Drain current (I_D) for $A=0.1\text{cm}^2$, 1.2kV SiC MOSFETs, $N=36\text{pcs}$




Figure 17. Single-Pulse Avalanche Energy (E_{AS}) versus Drain current (I_D) for $A=0.2\text{cm}^2$, 1.2kV SiC MOSFETs, $N=34\text{pcs}$

- Good scaling between avalanche energy $E_{AV_TO_FAILURE}$ and die size
- Repeatable distribution across lot/wafer
- Failures randomly scattered around active area


J_D (A/cm^2)	2.25x4.5mm Die	4.5x4.5mm Die	Difference
	Mean E_{AS} Density (J/cm^2)	Mean E_{AS} Density (J/cm^2)	
148	15.1	14.7	2.9%
198	11.9	12.3*	4.2%
296	8.7	9.1	5.1%



Pre-emptive N+1 Mode


Self-Clamping Experimental Results (2)

1. Self-clamping Experiment



- MOSFET begins self-clamping at ~2 kV overvoltage.
- **Single chip fails short** @ overvoltage
→ Feature enables Reactive N+1 Mode


2. Regression Analysis



$$E_{\text{meas}} [\text{J}] \text{ w/o outlier} = 0.085 + 0.911 \text{ No. healthy chips } [n]$$

Self-clamping energy causing breakdown of single chip.
→ linear w/ no. of healthy chips.

3. Clamping Capability Estimation



With 95% confidence, the average self-clamping energy at which 5% of the MOSFET chips fail is not lower than **0.38 J**.

SiC MOSFET self-clamping capability expected to be **> 4 us** at load current for Sunfish III module.


SiC Module	E_clamp, expect	I_clamp, max	t_clamp, min
Sunfish II	2.28 J	340 A	3.35 μs
Sunfish III	4.56 J	566 A	4.03 μs




1.2kV, 25mOhm MOSFET - Short Circuit Withstand Time

- Short Circuit Withstand Time (SCWT) capability important for system safety
- Converter controls typically require $t_{\text{SCWT}} \geq 10\mu\text{s}$ for fault detection and shut-down
- Below are typical SCWT test results for the Gen-3 GE MOSFETs (GE1209003B1):


$V_{\text{DS}} = 600\text{V}$, $V_{\text{GS}} = 20\text{V}$



$V_{\text{DS}} = 960\text{V}$, $V_{\text{GS}} = 20\text{V}$




$V_{\text{DS}} = 615\text{V}$, $V_{\text{GS}} = 18\text{V}$




Gen-3+ GE MOSFET: Fault Current Self-limiting

- Short Circuit Withstand Time important for safety
- Gen-3 MOSFETs optimized for lowest $R_{DS,ON}$ with SCWT of $\sim 3\mu s$, vs. $\sim 10\mu s$ for Si IGBTs
- Coping strategy: GDU with fast controls to detect and defuse SC faults in $< 1\mu s$
- Optimize R_{ON} vs. SCWT tradeoff, differentiate w/ Fault Current Self-limiting (FCS)
- Type-1 SC target: SCWT $> 5\mu s$ @ 960V, 125°C




Type-1 SC test results for 1.2kV GE MOSFETs, $V_{DC}=960V_{DC}$




1.7kV, 30A G3 MOSFET Short Circuit Performance, Test Results

Peak current vs. SCWT for different approaches





$R_{DS,ON}$ vs. SCWT trade-off summary for different approaches



GE SiC MOSFET Terrestrial Cosmic Radiation FIT Rate

Experimental results at room temperature, sea level



Total MOSFET active area of $A_{\text{act}} = 7.2 \text{ cm}^2$ corresponds to the following module ratings:
2x1.2kA for 1.2kV; 2x1.0kA for 1.7kV; 2x750A for 2.2kV; 2x650A for 2.5kV; 2x450A for 3.3kV
(2x denotes dual, or half-bridge module configuration)



A. Bolotnikov et al., "Overview of 1.2kV – 2.2kV SiC MOSFETs targeted for industrial power conversion applications" 2015 APEC

GE SiC MOSFET Module



SiC MOSFET Dual Modules

1700 V SiC Power Module


GE Silicon Carbide MOSFET half-bridge module offers superior performance for high power, high frequency applications.

Features:

- Low $R_{DS(on)}$ (2.6 m Ω @ RT & $V_{GS} = 20$ V, measured from power terminals)
- Low inductance for fast switching
- Low, temperature invariant switching losses
- Body diode with low reverse recovery losses
- Low thermal resistance: $R_{thJC} = 48$ °C/kW


Applications:

- PV inverters, wind converters, UPS
- Motor drives, traction inverters
- MRI amplifiers, HF converters, induction heating






Multi-plots as Function of Load Current

Turn off @ 150°C, 1000V




Turn on @ 150°C, 1000V



1.7kV SiC Module Switching Losses

Lower Switch @1kV, 150°C



Module Type	Switching Test Conditions	E_{ON} (mJ)	E_{OFF} (mJ)	E_{REC} (mJ)	E_{SUM} (mJ)
GE Gen-1 1.7kV SiC	1kV, 450A, 150C, $R_{ON}=R_{OFF}=4.3\Omega$	21.5	16.5	6	44
FF450R17ME4_B11	900V, 450A, 150C, $R_{ON}=R_{OFF}=3.3\Omega$	145	170	125	440

Compared to Si IGBT, SiC module switching losses are 10 times lower




Performance and Cost Advantage

Less heat to manage
50% lower total losses vs. IGBT

Higher temp. capability
25°C higher junction temp. vs. IGBT

Higher frequency
10X higher frequency vs. IGBT




Increase current rating by 40%
at 3x higher switching frequency


Si IGBT Modules



SiC MOSFET Modules





Thank you!



1.2kV, 30A Short-Circuit Capability

- SC capability important for system safety
- SC capability established for GE 1200V/30A MOSFET
- $t_{sc} \approx 10\mu s$ @600V \rightarrow sufficient for fault detection to react
- GE12N20L SC test example:



1.2kV, 25mΩ MOSFET Qual Data

94A chips, TO268 package, 200°C



Test Item	Test Condition	Test Duration	4" GRC FAB RESULTS
HTGB	Temp = 200°C, VGS = 23V	1000 Hours	1 Lots: 0 / 77
HTRB	Temp = 200°C, VDS = 960V	1000 Hours	1 Lots: 0 / 77
MSL1	Moisture Pre-conditioning 85°C/85% RH Level 1 Prior to TC, AC, H3TRB, IOL	168 Hours	1 Lots: 0 / 308
Thermal Shock	-55°C to 200°C Soak: >1 min Ramp: 30°C/min ±10°C	400 Cycles	1 Lots: 0 / 77
Autoclave	96 Hrs, 121°C, 100% Rh, 15psig	400 Cycles	1 Lots: 0 / 77
H ³ TRB	85°C, 85% RH, 100V RB	1000 Hours	1 Lot: 0 / 77
IOL	ΔT = 100°C, 2.5 min on / 5 min off	8000 Cycles	1 Lots: 0 / 77

Results of 1200V TO268 GE1209003B1 SiC-MOSFET Qualification


AEC-Q101 Reliability Test

Test Name	Method	Condition	n (Sample Size)	Failures
Pre- and Post- Stress Electrical test	AEC-Q101	Device Specification	597	0
External Visual	JESD22 B-101	Device Specification	597	0
Parametric Verification, Picked at Random	AEC-Q101	Device Specification	25	0
Pre-conditioning	JESD22 A-113	MSL1 Prior to TC, AC, H3TRB, IOL	308	0
High Temperature Reverse Bias (HTRB)	JESD22 A-108, MIL-STD-750-1	1000 Hrs, 200°C Tj, 960V	77	0
High Temperature Gate Bias (HTGB)	JESD22 A-108 1000 Hrs	1000 Hrs, 200°C Tj, 23V	77	0
Temperature Cycling	JESD22 A-104	400 Cycles, TC -55 to 200C	77	0
TC Delamination Test	JESD22 A-104, J-STD-035	CSAM Post TC	77	0
Autoclave	JESD22 A-102	96 Hrs, 121°C, 100% Rh, 15psig	77	0
High Humidity, High Temperature Reverse Bias (H3TRB)	JESD22 A-101	1000 Hrs, 85°C/85% RH, 100V	77	0
Intermittent Operational Life (IOL)	MIL-STD-750 Method 1037	100°C Δ Tj	77	0
ESD Characterization (CDM,HBM,MM)	AEC-Q101	001, 002, 005	90	H2, M4, C5
Destructive Physical Analysis	AEC-Q101-004	POST TC, H3TRB, IOL	9	0
Physical Dimension	JESD22 B-100	Device Specification	10	0
Solderability	J-STD-002	Eutectic SnPb, 235°C	10	0
Thermal Resistance	JESD24-3	Device Specification	10	0
Wire Bond Strength	MIL-STD-750 Method 2037	Min. 28g Gate, Min. 130g Source	5	0
Bond Shear	AEC-Q101 -003	Min. Tensile Strength of Wire	5	0
Die Shear	MIL-STD-750 Method 2017	Min. 5kG	5	0
Unclamped Inductive Switching	AEC-Q101-004 Section 2	Device Specification	5	0
Dielectric Integrity	AEC-Q101-004 Section 3	Device Specification	5	0




Competitive Benchmarking: SiC MOSFET V_{th} Stability

Negative Bias Threshold Instability (NBTI)




Positive Bias Threshold Instability (PBTI)



GE MOSFET V_{th} stability enables $200^\circ C$ rating




GE 1.2kV, 25mΩ MOSFET Qual Test: 1000-hr HTGB @ +23V, 200°C



GE MOSFET key parameters stable at 200°C



GE 1.2kV, 25mΩ MOSFET Qual Test: 1000-hr HTRB @ 960V, 200°C



GE MOSFET key parameters stable at 200°C



Gate Oxide Lifetime Model

Developed using full MOSFETs

Highly accelerated life testing:

- 41V, 39.5V, 37.5V @ 200°C
- 39.5V @ 175°C
- 39.5V @ 225°C





is used to derive lifetime model:

$$T_{LIFE,63\%} = e^{\alpha_0 + \alpha_1 \times E_{FIELD} + \alpha_2 / kT}$$

which can be applied to predict gate oxide life at projected use-conditions:

- 20V @ 175°C
- $\eta = 0.6 \times 10^9$ hrs

Conclusion: oxide life exceeds 100 yr target




3rd Party TDDB Testing of GE MOSFETs

41 samples of TO247-packaged 1.2kV, 30A Gen-1 (GE12N20L) parts

Results:

- $\gamma = \text{xx cm/MV}$
(assuming $t_{\text{ox}} = \text{x nm}$)
- Steep distributions ($\beta = 3.4$)
- SiC-MOSFETs show comparable behaviour to Si-MOSFETs



“Great results, congratulations!”

