

# GE SiC Devices and Modules for Aviation Applications

Ljubisa Stevanovic, Alex Bolotnikov, Pete Losee, Dave Esler, Maja Harfman Todorovic, Arun Gowda, Jorge Mari, Fabio Carastro, Tobias Schuetz, and Brian Rowden GE Research, Niskayuna, NY

Presented at CFES Conference, April 10, 2019, Troy, NY

## SiC Driving the Next Power Revolution

#### Higher efficiency AND higher power density



Server PS: > 5% datacenter-level energy savings



UPS: >5%, datacenter-level energy savings footprint -25%



PV inverter: > 50% lower losses





Electric locomotive: 5% lower weight



MV motor drive: >25% smaller footprint



Electric propulsion: ~ 10% less fuel consumed

#### New capabilities



Ship electric power distribution: 10x lower transformer weight







Oil and gas: New capability in hot & harsh conditions

#### Applications range from KW to MW




## GE SiC Advantage



© 2018 General Electric Company - All rights reserved

## GE SiC Milestones



## Summary

#### SiC MOSFET Chip


- Excellent performance
- Excellent reliability
- Very rugged

#### Module

- Benchmark performance: 1.7kV, 600A, 175°C ratings
- $\bullet$  Ultra-low L  $\sigma$  for fast switching
- Advanced GDU & protection

#### Power Block

- Simple 2-level bridge
- High power density
- Scalable to multi-MWs
  - Perfect current sharing
  - Clean waveforms



#### Applications

- Higher efficiency
- Smaller footprint
- Better reliability

GE SiC advantage... vertical integration from chip to converter

© 2018 General Electric Company - All rights reserved

## GE SiC MOSFET Chip Portfolio




	Voltage	Rating @ 25°C	Chip Size	Comment (all based on 4" wafers)
	1.2kV	115mΩ, 30A	2.25x4.5mm <sup>2</sup>	1 <sup>st</sup> gen, V <sub>gs</sub> =20V, TO-247, 200°C, qualified per AEC-Q101
		50mΩ, 68A	4.5x4.5mm <sup>2</sup>	1 <sup>st</sup> gen, V <sub>gs</sub> =20V, TO-268, 200°C, qualified per AEC-Q101
		25mΩ, 94A	4.5x4.5mm <sup>2</sup>	3 <sup>rd</sup> gen, V <sub>gs</sub> =18-20V, TO-268, 200°C, qualified per AEC-Q101
		54mΩ, 46A 2.25	2.25x4.5mm <sup>2</sup>	3 <sup>rd</sup> gen, V <sub>gs</sub> =18-20V, TO-268, 200°C, qualify by similarity
	1.7kV	29mΩ, 70A 4.5x4.5mm <sup>2</sup>		3 <sup>rd</sup> gen, V <sub>gs</sub> =18-20V, TO-247, 175°C, qualified per AEC-Q101
	2.5kV	45mΩ, xxA	4.5x4.5mm <sup>2</sup>	3 <sup>rd</sup> gen, V <sub>gs</sub> =15-18V, package TBD, 175°C in development



#### Gen-3 1.2kV MOSFET – 25m $\Omega$ , 1.2kV, 94A (@T<sub>CASE</sub>=25°C)


Drain-Source Voltage (kVolts)



- Die Size: 4.5mm x 4.5mm (0.2025cm<sup>2</sup>)
- 94A Rated @ T<sub>CASE</sub>=25°C
- R<sub>Ds,On</sub>=35mΩ @ T<sub>j</sub>=150°C
- Normally off, avalanche limited BV~1.5kV


P. Losee et al., "High Performance 1.2kV-2.5kV 4H-SiC MOSFETs with Excellent Process Capability and Robustness," ICSCRM 2015

### **Reported Performance in SiC MOSFETs**




#### One must also consider:

- Application requirements
- Die overhead
- Manufacturability, Yield, Packaging
- Reliability, Ruggedness





#### 1.2kV, 25m $\Omega$ MOSFET Characteristics



#### 1.2kV, 25mΩ MOSFET Qual Data 94A chips, TO268 package, 200°C




Test Item	Test Condition	Test Duration	4" GRC FAB RESULTS	
HTGB	Temp = 200°C, VGS = 23V	1000 Hours	1 Lots: <b>0 / 77</b>	
HTRB	Temp = 200°C, VDS = 960V	1000 Hours	1 Lots: <b>0 / 77</b>	
MSL1	Moisture Pre-conditioning 85°C/85% RH Level 1 Prior to TC, AC, H3TRB, IOL	168 Hours	1 Lots: <b>0 / 308</b>	
Thermal Shock	-55°C to 200°C Soak: >1 min Ramp: 30°C/min ±10°C	400 Cycles	1 Lots: <b>0 / 77</b>	
Autoclave	96 Hrs, 121°C, 100% Rh, 15psig	400 Cycles	1 Lots: <b>0 / 77</b>	
H <sup>3</sup> TRB	85°C, 85% RH, 100V RB	1000 Hours	1 Lot: <b>0 / 77</b>	
IOL	ΔT = 100°C, 2.5 min on / 5 min off	8000 Cycles	1 Lots: <b>0 / 77</b>	


Results of 1200V TO268 GE1209003B1 SiC-MOSFET Qualification				
AEC-Q101 Reliability Test				
Test Name	Method	Condition	n (Sample Size)	Failures
Pre- and Post- Stress Electrical test	AEC-Q101	Device Specification	597	0
External Visual	JESD22 B-101	Device Specification	597	0
Parametric Verification, Picked at Random	AEC-Q101	Device Specification	25	0
Pre-conditioning	JESD22 A-113	MSL1 Prior to TC, AC, H3TRB, IOL	308	0
High Temperature Reverse Bias (HTRB)	JESD22 A-108, MIL- STD-750-1	1000 Hrs, 200°C Tj, 960V	77	0
High Temperature Gate Bias (HTGB)	JESD22 A-108 1000 Hrs	1000 Hrs, 200°C Tj, 23V	77	0
Temperature Cycling	JESD22 A-104	400 Cycles, TC -55 to 200C	77	0
TC Delamination Test	JESD22 A-104, J- STD-035	CSAM Post TC	77	0
Autoclave	JESD22 A-102	96 Hrs, 121°C, 100% Rh, 15psig	77	0
High Humidity, High Temperature Re- verse Bias (H3TRB)	JESD22 A-101	1000 Hrs, 85°C/85% RH, 100V	77	0
Intermittent Operational Life (IOL)	MIL-STD-750 Meth- od 1037	100°С <u>А</u> Тј	77	0
ESD Characterization (CDM,HBM,MM)	AEC-Q101	001, 002, 005	90	H2, M4, C5
Destructive Physical Analysis	AEC-Q101-004	POST TC, H3TRB, IOL	9	0
Physical Dimension	JESD22 B-100	Device Specification	10	0
Solderability	J-STD-002	Eutectic SnPb, 235°C	10	0
Thermal Resistance	JESD24-3	Device Specification	10	0
Wire Bond Strength	MIL-STD-750 Meth- od 2037	Min. 28g Gate, Min. 130g Source	5	0
Bond Shear	AEC-Q101 -003	Min. Tensile Strength of Wire	5	0
Die Shear	MIL-STD-750 Meth- od 2017	Min. 5kG	5	0
Unclamped Inductive Switching	AEC-Q101-004 Sec- tion 2	Device Specification	5	0
Dielectric Integrity	AEC-Q101-004 Sec- tion 3	Device Specification	5	0



## 1.2kV MOSFET Switching Losses Double-pulse Inductive Switching, T=25°C




#### Turn-on:



Turn-off:




## 1.2kV MOSFET Switching Losses, Summary Double-pulse Inductive Switching, T=25°C






#### 1.2kV MOSFET - Avalanche Ruggedness Unclamped Inductive Switching (UIS)




- 1.2kV, 94A SiC MOSFET: E<sub>AV</sub> >8J/cm<sup>2</sup>
- Robust design-process results in good uniformity






## 1.2kV MOSFET - Avalanche Energy Uniformity & Scaling



P. Losee et al., "SiC MOSFET Design Considerations for Reliable High Voltage Operation," invited talk at IEEE IRPS 2017


#### Pre-emptive N+1 Mode Self-Clamping Experimental Results (2)





## 1.2kV, 25mOhm MOSFET - Short Circuit Withstand Time


- Short Circuit Withstand Time (SCWT) capability important for system safety
- Converter controls typically require  $t_{SCWT} \ge 10$ us for fault detection and shut-down
- Below are typical SCWT test results for the Gen-3 GE MOSFETs (GE1209003B1):






## Gen-3+ GE MOSFET: Fault Current Self-limiting

- Short Circuit Withstand Time important for safety
- Gen-3 MOSFETs optimized for lowest  $R_{\text{DS,ON}}$  with SCWT of ~3us, vs. ~10us for Si IGBTs
- Coping strategy: GDU with fast controls to detect and defuse SC faults in <1us</li>
- Optimize R<sub>ON</sub> vs. SCWT tradeoff, differentiate w/ Fault Current Self-limiting (FCS)
- Type-1 SC target: SCWT > 5us @ 960V, 125°C




Type-1 SC test results for 1.2kV GE MOSFETs,  $V_{DC}$ =960 $V_{DC}$ 



## 1.7kV, 30A G3 MOSFET Short Circuit Performance, Test Results

Peak current vs. SCWT for different approaches




R<sub>DS,ON</sub> vs. SCWT trade-off summary for different approaches



A. Bolotnikov, "Optimization of 1700V SiC MOSFET for Short Circuit Ruggedness," to be presented at ECSCRM2017

#### GE SiC MOSFET Terrestrial Cosmic Radiation FIT Rate Experimental results at room temperature, sea level



Total MOSFET active area of A<sub>act</sub> =7.2cm<sup>2</sup> corresponds to the following module ratings: 2x1.2kA for 1.2kV; 2x1.0kA for 1.7kV; 2x750A for 2.2kV; 2x650A for 2.5kV; 2x450A for 3.3kV (2x denotes dual, or half-bridge module configuration)

A. Bolotnikov et al., "Overview of 1.2kV – 2.2kV SiC MOSFETs targeted for industrial power conversion applications" 2015 APEC

## GE SiC MOSFET Module



© 2018 General Electric Company - All rights reserved

## SiC MOSFET Dual Modules

Voltage	Rating @ 100°C	Module type	
1.2kV	2.3 mΩ, 650 A	Dual, 12 die/switch	
1.7kV	2.6 mΩ, 550 A	Dual, 12 die/switch	
2.5kV	TBD mΩ, xx A	Dual, TBD die/switch	

#### 1700 V SiC Power Module

GE Silicon Carbide MOSFET half-bridge module offers superior performance for high power, high frequency applications.


#### Features:

- Low  $R_{DS(on)}$  (2.6 m $\Omega$  @ RT & V<sub>GS</sub> = 20 V, measured from power terminals)
- Low inductance for fast switching
- Low, temperature invariant switching losses
- Body diode with low reverse recovery losses
- Low thermal resistance:  $R_{thJC}$  = 48 °C/kW


#### **Applications:**


- PV inverters, wind converters, UPS
- Motor drives, traction inverters
- MRI amplifiers, HF converters, induction heating












Module Type	Switching Test Conditions	E <sub>on</sub> (mJ)	E <sub>OFF</sub> (mJ)	E <sub>REC</sub> (mJ)	E <sub>SUM</sub> (mJ)
GE Gen-1 1.7kV SiC	1kV, 450A, 150C, $R_{ON}=R_{OFF}=4.3\Omega$	21.5	16.5	6	44
FF450R17ME4_B11	900V, 450A, 150C, $R_{ON} = R_{OFF} = 3.3\Omega$	145	170	125	440


Compared to Si IGBT, SiC module switching losses are 10 times lower

## Performance and Cost Advantage






## Thank you!





## 1.2kV, 30A Short-Circuit Capability

- SC capability important for system safety
- SC capability established for GE 1200V/30A MOSFET
- $t_{sc} \approx 10$  where  $t_{sc} \approx 10$  and  $t_{sc} \approx 10$  m sufficient for fault detection to react
- GE12N20L SC test example:



#### 1.2kV, 25mΩ MOSFET Qual Data 94A chips, TO268 package, 200°C



				Lligh Tomporature Cate Dia
Test Item	Test Condition	Test Duration	4" GRC FAB RESULTS	High Temperature Gate Bia Temperature Cycling
HTGB	Temp = 200°C, VGS = 23V	1000 Hours	1 Lots: <b>0 / 77</b>	TC Delamination Test Autoclave
HTRB	Temp = 200°C, VDS = 960V	1000 Hours	1 Lots: <b>0 / 77</b>	High Humidity, High Tempe verse Bias (H3TRB)
MSL1	Moisture Pre-conditioning 85°C/85% RH Level 1 Prior to TC, AC, H3TRB, IOL	168 Hours	1 Lots: <b>0 / 308</b>	Intermittent Operational Life ESD Characterization (CDM, Destructive Physical Analys
Thermal Shock	-55°C to 200°C Soak: >1 min Ramp: 30°C/min ±10°C	400 Cycles	1 Lots: <b>0 / 77</b>	Physical Dimension Solderability Thermal Resistance
Autoclave	96 Hrs, 121°C, 100% Rh, 15psig	400 Cycles	1 Lots: <b>0 / 77</b>	Wire Bond Strength
H <sup>3</sup> TRB	85°C, 85% RH, 100V RB	1000 Hours	1 Lot: <b>0 / 77</b>	Bond Shear Die Shear
IOL	ΔT = 100°C, 2.5 min on / 5 min off	8000 Cycles	1 Lots: <b>0 / 77</b>	Unclamped Inductive Switc


#### Results of 1200V TO268 GE1209003B1 SiC-MOSFET Qualification

AEC-Q101 Reliability Test

-			
Method Condition		n (Sample Size)	Failures
AEC-Q101	Device Specification	597	0
JESD22 B-101	Device Specification	597	0
AEC-Q101	Device Specification	25	0
JESD22 A-113	H3TRB, IOL	308	0
STD-750-1	960V	77	0
JESD22 A-108 1000 Hrs	23V	77	0
JESD22 A-104	400 Cycles, TC -55 to 200C	77	0
JESD22 A-104, J- STD-035	CSAM Post TC	77	0
JESD22 A-102	Rh, 15psig	77	0
JESD22 A-101	1000 Hrs, 85°C/85% RH, 100V	77	0
MIL-STD-750 Meth- od 1037	100°С <u>А</u> Тј	77	0
AEC-Q101	001, 002, 005	90	H2, M4, C5
AEC-Q101-004	POST TC, H3TRB, IOL	9	0
JESD22 B-100	Device Specification	10	0
J-STD-002	Eutectic SnPb, 235°C	10	0
JESD24-3	Device Specification	10	0
MIL-STD-750 Meth- od 2037	130g Source	5	0
AEC-Q101 -003	Min. Tensile Strength of Wire	5	0
od 2017	Min. 5kG	5	0
tion 2	Device Specification	5	0
AEC-Q101-004 Sec- tion 3	Device Specification	5	0
	AEC-Q101     JESD22 B-101     AEC-Q101     JESD22 A-113     JESD22 A-108, MIL- STD-750-1     JESD22 A-108 1000     Hrs     JESD22 A-108 1000     Hrs     JESD22 A-108 1000     Hrs     JESD22 A-108 1000     Hrs     JESD22 A-104     JESD22 A-104     JESD22 A-102     JESD22 A-102     JESD22 A-101     MIL-STD-750 Meth- od 1037     AEC-Q101     AEC-Q101-004     JESD22 B-100     J-STD-002     JESD24-3     MIL-STD-750 Meth- od 2037     AEC-Q101-003     MIL-STD-750 Meth- od 2017     AEC-Q101-004 Sec- tion 2     AEC-Q101-004 Sec- tion 2	AEC-Q101Device SpecificationJESD22 B-101Device SpecificationAEC-Q101Device SpecificationMSL1 Prior to TC, AC,JESD22 A-113H3TRB, IOLJESD22 A-108, MIL-1000 Hrs, 200°C Tj,960VJESD22 A-108 1000Hrs1000 Hrs, 200°C Tj,JESD22 A-108 10001000 Hrs, 200°C Tj,Hrs23VJESD22 A-104200CJESD22 A-104, J-STD-035STD-035CSAM Post TC96 Hrs, 121°C, 100%Rh, 15psigJESD22 A-101MIL-STD-750 Meth-od 1037100°C $\Delta$ TjAEC-Q101001, 002, 005AEC-Q101-004POST TC, H3TRB, IOLJESD22 B-100Device SpecificationJESD22 B-100Device SpecificationJESD24-3Device SpecificationMIL-STD-750 Meth- od 2037Min. 28g Gate, Min. 130g SourceAEC-Q101-003Min. Tensile Strength of WireMIL-STD-750 Meth- od 2017Min. 5kGAEC-Q101-004 Sec- tion 2Device Specification	AEC-Q101     Device Specification     597       JESD22 B-101     Device Specification     597       AEC-Q101     Device Specification     25       MSL1 Prior to TC, AC, JESD22 A-113     MSL1 Prior to TC, AC, H3TRB, IOL     308       JESD22 A-108, MIL- STD-750-1     1000 Hrs, 200°C Tj, 960V     77       JESD22 A-108 1000     1000 Hrs, 200°C Tj, 23V     77       JESD22 A-104     400 Cycles, TC -55 to 200C     77       JESD22 A-104, J- STD-035     CSAM Post TC     77       JESD22 A-102     Rh, 15psig     77       JESD22 A-102     Rh, 15psig     77       JESD22 A-101     Rh, 15psig     77       JESD22 A-102     Rh 100V     77       MIL-STD-750 Meth- od 1037     100°C Δ Tj     77       AEC-Q101     001, 002, 005     90       AEC-Q101-004     POST TC, H3TRB, IOL     9       JESD22 B-100     Device Specification     10       JESD22 B-100     Device Specification     10       JESD22 B-100     Device Specification     10       JESD22 B-100     Device Specification     10 </td




## Competitive Benchmarking: SiC MOSFET V<sub>th</sub> Stability



#### GE MOSFET V<sub>th</sub> stability enables 200°C rating




GE 1.2kV, 25m $\Omega$  MOSFET Qual Test: 1000-hr HTGB @ +23V, 200°C



#### GE MOSFET key parameters stable at 200°C



GE 1.2kV, 25m $\Omega$  MOSFET Qual Test: 1000-hr HTRB @ 960V, 200°C



#### GE MOSFET key parameters stable at 200°C



#### Gate Oxide Lifetime Model Developed using full MOSFETs

Highly accelerated life testing:

- 41V, 39.5V, 37.5V @ 200°C
- 39.5V @ 175°C
- 39.5V @ 225°C


is used to derive lifetime model:

 $T_{LIFE,63\%} = e^{\alpha_0 + \alpha_1 \times E_{FIELD} + \alpha_2/kT}$ 

which can be applied to predict gate oxide life at projected use-conditions:


- 20V @ 175°C
- η = 0.6\*10^9 hrs

Conclusion: oxide life exceeds100 yr target





#### 3<sup>rd</sup> Party TDDB Testing of GE MOSFETs 41 samples of TO247-packaged 1.2kV, 30A Gen-1 (GE12N20L) parts



"Great results, congratulations!"

